High Speed VLSI Design CCMP AES Cipher for WLAN (IEEE 802.11i)

The advanced encryption standard (AES) algorithm has become the default choice for various security services in numerous applications. In this paper, we propose a high speed, non-pipelined FPGA implementation of the AES-CCMP (counter-mode/CBC-MAC protocol) cipher for wireless LAN using Xilinx development tools and Virtex-II Pro FPGA circuits. IEEE 802.11i defines the AES-based cipher system, which is operated on CCMP Mode. All the modules in this core are described by using Verilog 2001 language. The developed AES CCMP core is aimed at providing high speed with sufficient security. The encryption/decryption data path operates at 194/148 MHz resulting in a throughput of 2.257 Gbits/sec for the encryption and 1.722 Gbits/sec for decryption. Compared to software implementation, migrating to hardware provides higher level of security and faster encryption speed. A comparison is provided between our design and similar existing implementations

[1]  William A. Arbaugh,et al.  YOUR 802.11 WIRELESS NETWORK HAS NO CLOTHES , 2001 .

[2]  Ramesh Karri,et al.  Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  A. Neslin Ismailoglu,et al.  A high speed FPGA implementation of the Rijndael algorithm , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[4]  Jun Rim Choi,et al.  A Rijndael cryptoprocessor using shared on-the-fly key scheduler , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[5]  Kris Gaj,et al.  Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining , 2001, FPGA '01.

[6]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[7]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[8]  Ingrid Verbauwhede,et al.  A hardware implementation in FPGA of the Rijndael algorithm , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[9]  Christof Paar,et al.  An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..