Stress-Aware Module Placement on Reconfigurable Devices
暂无分享,去创建一个
[1] Thermal Modeling and Temperature Driven Placement for FPGAs , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[2] Li Shang,et al. Application-Specific MPSoC Reliability Optimization , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Peter Y. K. Cheung,et al. Degradation Analysis and Mitigation in FPGAs , 2010, 2010 International Conference on Field Programmable Logic and Applications.
[4] Majid Sarrafzadeh,et al. Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..
[5] Peter Y. K. Cheung,et al. Degradation in FPGAs: measurement and modelling , 2010, FPGA '10.
[6] Ulf Schlichtmann,et al. Aging analysis of circuit timing considering NBTI and HCI , 2009, 2009 15th IEEE International On-Line Testing Symposium.
[7] Pradip Bose,et al. The case for lifetime reliability-aware microprocessors , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[8] Sung-Mo Kang,et al. Temperature-Aware Placement for SOCs , 2006, Proceedings of the IEEE.
[9] A. Bravaix,et al. The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs , 2007, IEEE Transactions on Device and Materials Reliability.
[10] Dimitrios Soudris,et al. A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[11] A. K. Ray,et al. Electromigration―a tutorial introduction , 1990 .