Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security
暂无分享,去创建一个
Abhijit Chatterjee | Adit D. Singh | Sabyasachi Deyati | Barry John Muldrey | A. Singh | A. Chatterjee | B. Muldrey | Sabyasachi Deyati
[1] S. Devadas,et al. Design and Implementation of PUF-Based "Unclonable" RFID ICs for Anti-Counterfeiting and Security Applications , 2008, 2008 IEEE International Conference on RFID.
[2] Patrick Schaumont,et al. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..
[3] Daisuke Suzuki,et al. The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes , 2010, CHES.
[4] Stephen A. Benton,et al. Physical one-way functions , 2001 .
[5] Srinivas Devadas,et al. Silicon physical random functions , 2002, CCS '02.
[6] Srinivas Devadas,et al. PUF Modeling Attacks on Simulated and Silicon Data , 2013, IEEE Transactions on Information Forensics and Security.
[7] Michael A. Temple,et al. Intrinsic Physical-Layer Authentication of Integrated Circuits , 2012, IEEE Transactions on Information Forensics and Security.
[8] Jorge Guajardo,et al. FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.
[9] Dhruva Acharyya,et al. A physical unclonable function defined using power distribution system equivalent resistance variations , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[10] Ashutosh Kumar Singh,et al. The Elements of Statistical Learning: Data Mining, Inference, and Prediction , 2010 .
[11] Tony Tae-Hyoung Kim,et al. Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[12] G. Edward Suh,et al. Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[13] G. Edward Suh,et al. Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Boris Skoric,et al. Read-Proof Hardware from Protective Coatings , 2006, CHES.
[15] Jorge Guajardo,et al. Extended abstract: The butterfly PUF protecting IP on every FPGA , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.
[16] Srinivas Devadas,et al. Lightweight and Secure PUF Key Storage Using Limits of Machine Learning , 2011, CHES.
[17] Michael Orshansky,et al. Novel strong PUF based on nonlinearity of MOSFET subthreshold operation , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).