Automated Design For Testability (DFT) Tools for VLSI Circuits

In this paper we have outlined a comprehensive survey of the currently available Computer Aided Design (CAD) tools to incorporate Design For Testability (DFT) techniques in a VLSI circuit. We have also included a brief report of our expert CAD tool named as DFTEXPERT'. An integrated approach incorporating such a DFT tool with the overall design environment has been also proposed.

[1]  Daniel G. Bobrow,et al.  Object-Oriented Programming: Themes and Variations , 1989, AI Mag..

[2]  Hideo Fujiwara,et al.  A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.

[3]  Keith Baker,et al.  Knowledge-based system tool for high-level BIST design , 1987, Microprocess. Microsystems.

[4]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[5]  Melvin A. Breuer,et al.  A Knowledge Based System for Selecting a Test Methodology for a PLA , 1985, DAC 1985.

[6]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[7]  R. G. Bennetts,et al.  Design of testable logic circuits , 1984 .

[8]  Gordon Russell,et al.  Design for testability - a review of advanced methods , 1986, Microprocess. Microsystems.

[9]  H. S. Fung,et al.  An Automatic DFT System for the Silc Silicon Compiler , 1986, IEEE Design & Test of Computers.

[10]  Paul W. Horstmann,et al.  Design for Testability Using Logic Programming , 1983, International Test Conference.

[11]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[12]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[13]  Melvin A. Breuer,et al.  Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.

[14]  Thaddeus J. Kowalski.  An artificial intelligence approach to VLSI design , 1985 .