High Performance and High Efficiency Memory Management System for H.264/AVC Application in the Dual-Core Platform

This paper proposes memory management system for multimedia application based on dual-core platform. To use memory bus bandwidth efficiently and reduce memory bus transition, two steps store optimization in control level is adopted and bus efficiency increases nearly 35% compared with former scheme. To harmonize different master requirement, reasonable schedule level arranges memory access priority. Under these two levels, memory controller can cope with H.264 HDTV decoder 1920times1080 @ 30 frames per sec real time access clocking at 100 MHz. Moreover, this VLSI design is convenient to be integrated into different multimedia processing platform

[1]  F. Jaing,et al.  Design and Control of HIDiC , 2006, 2006 SICE-ICASE International Joint Conference.

[2]  Ronggang Wang,et al.  High performance synchronous DRAMs controller in H.264 HDTV decoder , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[3]  M. Kano,et al.  Softsensor Development through Two-Stage Subspace Identification , 2006, 2006 SICE-ICASE International Joint Conference.

[4]  William J. Dally,et al.  Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[5]  Adrian Wise,et al.  Model for estimating prediction bandwidth for H.26L , 2002 .

[6]  In-Cheol Park,et al.  High-performance and low-power memory-interface architecture for video processing applications , 2001, IEEE Trans. Circuits Syst. Video Technol..