As commercial microprocessors become increasingly popu- lar in current MPP architectures, high-performance com mercial workstations have also received increased attention as cost-effective building@blo&s for large parallel-processing systems. The Fast User-level Network (FUNet) project (111 is an attempt at constructing an inexpensive workstation based parallel system capable of supporting efficient ex ecution of message-passing parallel programs. Based on MIT's Arctic 15) network technology, FUNet connects stock configured commodity workstations with a high-bandwidth packet-switched routing network. The Past User-level Net work Interface (FUNi) is the custom hardware network interface device that provides access to FUNet for both message passing and remote direct-memory-access (DMA) block transfers between parallel peer processes on FUNet connected workstations. The FUNi hardware mechanisms allow direct low-overhead user-level accesses to FUNet while maintaining secure and transparent sharing of FUNet among multiple parallel applications. FUNi can be realized as SBus peripheral cards to allow compatibility with a variety of workstation platforms. The relaxed clock speed (25MHz max.) of SBus allows FUNi to be inexpensively imple mented using FPGA parts that are synthesized from de sips captured in Verilog Hardware Description Language [15]. SBus's Direct Virtual Memory Access (DVMA)[8J also assists FUNi in overcoming the performance limitations im posed by existing workstation designs. Simulation results have shown that FUNet with FUNi, when coupled with latency-hiding software techniques, is effective in supporting fine-gra@ined parallel processing on a workstation cluster.
[1]
Seth Copen Goldstein,et al.
Active Messages: A Mechanism for Integrated Communication and Computation
,
1992,
[1992] Proceedings the 19th Annual International Symposium on Computer Architecture.
[2]
C. Dalton,et al.
Afterburner (network-independent card for protocols)
,
1993,
IEEE Network.
[3]
Jack Dongarra,et al.
A User''s Guide to PVM Parallel Virtual Machine
,
1991
.
[4]
Richard C. Davis,et al.
Arctic User's Manual
,
1994
.
[5]
Nicholas Carriero,et al.
Parallel Programming in Linda
,
1985,
ICPP.
[6]
Keshav Pingali,et al.
I-structures: data structures for parallel computing
,
1986,
Graph Reduction.
[7]
Dana S. Henry,et al.
A tightly-coupled processor-network interface
,
1992,
ASPLOS V.
[8]
Eric A. Brewer,et al.
Aspects of a Parallel-Architecture Simulator
,
1992
.
[9]
Kai Li,et al.
Retrospective: virtual memory mapped network interface for the SHRIMP multicomputer
,
1994,
ISCA '98.
[10]
Donald E. Thomas,et al.
The Verilog® Hardware Description Language
,
1990
.
[11]
David Clark,et al.
An analysis of TCP processing overhead
,
1989
.
[12]
James C. Hoe.
Effective parallel computation on workstation cluster with a user-level communication network
,
1994
.