Ultra low power and high gain switched CMOS gm-boosted current reused mixer for wireless multi-standard applications

An ultra low power and low voltage down conversion mixer is presented in this paper for the frequency band of 1.8-2.4GHz. Designed in 0.18 µ m CMOS technology, the double balanced proposed mixer is composed by two cascaded stages. The first one is based on cross coupled capacitors technique in current reused topology providing a high voltage gain, while the second one employs a current reused transducer coupled to LO driven inverters to perform the down conversion. All the devices operate on moderate inversion for better trade-off between gain, linearity, and low power consumption. The post layout simulation shows a 23dB of voltage gain conversion, an IIP3 of -2dBm, with 300 µ W of power consumption under 0.9V voltage supply.

[1]  D.J. Allstot,et al.  Design considerations for CMOS low-noise amplifiers , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[2]  Chul Soon Park,et al.  A Low LO Power Mixer Utilizing the Body Effect , 2007, IEEE Microwave and Wireless Components Letters.

[3]  Frederic Hameau,et al.  A 1.3mW 20dB gain low power inductorless LNA with 4dB Noise Figure for 2.45GHz ISM band , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Abdelhalim Slimane,et al.  A 0.9 V high gain and high linear bleeding CMOS mixer for wireless applications , 2012, 2012 24th International Conference on Microelectronics (ICM).

[5]  Edgar Sánchez-Sinencio,et al.  A linearization technique for RF low noise amplifier , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Liang-Hung Lu,et al.  Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures , 2007, IEEE Transactions on Microwave Theory and Techniques.

[7]  B. Razavi,et al.  A 900 MHz/1.8 GHz CMOS receiver for dual band applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  Kwyro Lee,et al.  An integrated low power highly linear 2.4-GHz CMOS receiver front-end based on current amplification and mixing , 2005 .

[9]  J. Laskar,et al.  A Low-Power Fully Monolithic Subthreshold CMOS Receiver With Integrated LO Generation for 2.4 GHz Wireless PAN Applications , 2008, IEEE Journal of Solid-State Circuits.

[10]  Shahriar Mirabbasi,et al.  An ultra-low-voltage CMOS mixer using switched-transconductance, current-reuse and dynamic-threshold-voltage gain-boosting techniques , 2012, 10th IEEE International NEWCAS Conference.

[11]  A. Karanicolas.  A 2.7 V 900 MHz CMOS LNA and mixer , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[12]  Willy Sansen,et al.  Distortion in elementary transistor circuits , 1999 .

[13]  Zhihua Wang,et al.  Analysis and design of a low-voltage RF CMOS mixer , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Yi-Jen Chan,et al.  A 0.5–7.5 GHz Ultra Low-Voltage Low-Power Mixer Using Bulk-Injection Method by 0.18- $\mu$m CMOS Technology , 2007, IEEE Microwave and Wireless Components Letters.

[15]  E. Sanchez-Sinencio,et al.  Using capacitive cross-coupling technique in RF low noise amplifiers and down-conversion mixer design , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[16]  A.H.M. van Roermund,et al.  A low-voltage folded-switching mixer in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[17]  R.W. Brodersen,et al.  Design of a Sub-mW 960-MHz UWB CMOS LNA , 2006, IEEE Journal of Solid-State Circuits.

[18]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[19]  B. Nauta,et al.  A CMOS switched transconductor mixer , 2004, IEEE Journal of Solid-State Circuits.

[20]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[21]  Antonio Liscidini,et al.  A 0.13 /spl mu/m CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier , 2006, IEEE Journal of Solid-State Circuits.

[22]  Myoung-Gyun Kim,et al.  A Low-Voltage, Low-Power, and Low-Noise UWB Mixer Using Bulk-Injection and Switched Biasing Techniques , 2012, IEEE Transactions on Microwave Theory and Techniques.

[23]  R.G. Meyer,et al.  Intermodulation distortion in current-commutating CMOS mixers , 2000, IEEE Journal of Solid-State Circuits.

[24]  R. Castello,et al.  A 2-dB noise figure 900-MHz differential CMOS LNA , 2001 .

[25]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[26]  Arthur van Roermund,et al.  A low-voltage folded-switching mixer in 0.18-μm CMOS , 2005 .