Fault injection boundary scan design for verification of fault tolerant systems
暂无分享,去创建一个
[1] H. B. Bakoglu,et al. The IBM RISC System/6000 Processor: Hardware Overview , 1990, IBM J. Res. Dev..
[2] Vishwani D. Agrawal,et al. Tutorial test generation for VLSI chips , 1988 .
[3] D. A. Rennels,et al. Fault-tolerance experiments with the JPL STAR computer. , 1972 .
[4] Parker,et al. Design for Testability—A Survey , 1982, IEEE Transactions on Computers.
[5] C. Timoc,et al. A Novel Approach to Test Generation for VLSI , 1982, COMPCON.
[6] Daniel P. Siewiorek,et al. FIAT-fault injection based automated testing environment , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[7] T. B. Smith,et al. Development and evaluation of a Fault-Tolerant Multiprocessor (FTMP) computer. Volume 3: FTMP test and evaluation , 1983 .