Traffic characterization for multicasting in NoC

NoC (Network on Chip) is an emerging paradigm for design of VLSI/ULSI circuits to overcome communication bottleneck of traditional bus based systems. NoC communication framework consists of regularly placed routers, which are connected to processing cores. NoC performance is determined by latency and throughput for communication requirements. NoC communication traffic modelling plays an important role in design of NoC simulators and/or prototypes. This paper presents a framework for modelling source traffic for multipoint communication from one source to different destinations as is required for multicasting. Such a traffic model captures real-world scenarios such as multicasting, execution of concurrent multiple tasks on a single core (each task requiring communication with different destinations). The model proposes how concurrent traffic streams from a single core to different destinations can be mathematically characterized as a single stream at source end. The model is derived from statistical behaviour of probabilistically demultiplexing of a single traffic stream. In its nascent stage, the method is proposed for a scenario of one source concurrently communicating with two destinations as shall be required for mapping two concurrent tasks to same core or simultaneous broadcast to two destinations.

[1]  M. Ali,et al.  A dynamic routing mechanism for network on chip , 2005, 2005 NORCHIP.

[2]  Lorena Anghel,et al.  Essential Fault-Tolerance Metrics for NoC Infrastructures , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[3]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[4]  Radu Marculescu,et al.  The Chip Is the Network: Toward a Science of Network-on-Chip Design , 2009, Found. Trends Electron. Des. Autom..

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[7]  Timothy Mark Pinkston,et al.  A methodology for designing efficient on-chip interconnects on well-behaved communication patterns , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[8]  Ali Afzali-Kusha,et al.  Negative Exponential Distribution Traffic Pattern for Power/Performance Analysis of Network on Chips , 2009, 2009 22nd International Conference on VLSI Design.

[9]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[10]  Luca P. Carloni,et al.  Networks-on-chip in emerging interconnect paradigms: Advantages and challenges , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[11]  Kris Sikorski,et al.  A bisection method for systems of nonlinear equations , 1984, TOMS.

[12]  Fernando Gehm Moraes,et al.  Application driven traffic modeling for NoCs , 2006, SBCCI '06.

[13]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[14]  Tapani Ahonen,et al.  Topology optimization for application-specific networks-on-chip , 2004, SLIP '04.

[15]  Vijay Laxmi,et al.  Implementation of QoS Aware Q-Routing Algorithm for Network-on-Chip , 2009, IC3.