A low-power segmented nonlinear DAC-based direct digital frequency synthesizer

A 2.5-V CMOS direct digital frequency synthesizer (DDFS) with 12 bits of phase resolution and 11 bits of amplitude resolution is presented. Low power consumption is achieved using a nonlinear digital-to-analog converter (DAC). To further reduce power and area, a new technique is proposed to segment the non-linear DAC into a coarse nonlinear DAC and a number of fine nonlinear sub-DACs. The DDFS fabricated in a 0.25-/spl mu/m CMOS process occupies an active area of 1.4 mm/sup 2/. For a clock frequency of 300 MHz, it consumes 240 mW and the spurious-free dynamic range is less than 51 dB for output frequencies up to 3/8 of the clock frequency.

[1]  S. Mortezapour,et al.  A low power quadrature direct digital frequency synthesizer using non–linear resistor string DACs , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[2]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[3]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[4]  H. Samueli,et al.  A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS , 1995 .

[5]  C. R. Cole,et al.  CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications , 1984 .

[6]  M. Waltari,et al.  A direct digital synthesizer with an on-chip D/A-converter , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[7]  E.K.F. Lee,et al.  A ROM-less direct digital frequency synthesizer using segmented nonlinear digital-to-analog converter , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[8]  C. G. Ekroot,et al.  1.25 GHz 26-bit pipelined digital accumulator , 1988, 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988..