Trigger Identification Using Difference-Amplified Controllability and Dynamic Transition Probability for Hardware Trojan Detection

To remain dormant in the validation and manufacturing test, Trojans tend to have at least one trigger signal at the gate-level netlist with a very low transition probability. Our paper exploits this stealthy nature of trigger signals to detect Trojans using static and dynamic transition probabilities. The proposed trigger identification is a reference-free scheme, and no prior knowledge of a Trojan-free design is required. First, we reveal the relation between combinational 0/1-controllability and 0/1-probability and propose a static transition probability analysis based on our proposed difference-amplified controllability, which can be easily obtained by the Sandia Controllability/Observability Analysis Program. The k-means clustering method is adopted for potential trigger classification to extend the scalability and adaptability to different circuit sizes. Second, we propose to utilize the transition probability of a dynamic simulation for correction of the results. Experiments show that the proposed detection scheme can obtain a 0% false negative rate and a maximum 11.7% false positive rate on Trust-HUB benchmarks.

[1]  Simha Sethumadhavan,et al.  FANCI: identification of stealthy malicious logic using boolean functional analysis , 2013, CCS.

[2]  Swarup Bhunia,et al.  Scalable Test Generation for Trojan Detection Using Side Channel Analysis , 2018, IEEE Transactions on Information Forensics and Security.

[3]  Kaushik Roy,et al.  Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis , 2013, IEEE Transactions on Computers.

[4]  Chunhua He,et al.  An anti-trojans design approach based on activation probability analysis , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[5]  Yu Zheng,et al.  SeMIA: Self-Similarity-Based IC Integrity Analysis , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Milo M. K. Martin,et al.  Overcoming an Untrusted Computing Base: Detecting and Removing Malicious Hardware Automatically , 2010, 2010 IEEE Symposium on Security and Privacy.

[7]  Philippe Maurine,et al.  An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Xiangmin Zhang,et al.  A novel hardware trojan detection with chip ID based on relative time delays , 2017, 2017 11th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID).

[9]  Yousra Alkabani,et al.  System-level protection and hardware Trojan detection using weighted voting☆ , 2013, Journal of advanced research.

[10]  Wei Zhang,et al.  Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Michael S. Hsiao,et al.  ODETTE: A non-scan design-for-test methodology for Trojan detection in ICs , 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust.

[12]  Chip-Hong Chang,et al.  A Cluster-Based Distributed Active Current Sensing Circuit for Hardware Trojan Detection , 2014, IEEE Transactions on Information Forensics and Security.

[13]  Ankur Srivastava,et al.  Temperature Tracking: Toward Robust Run-Time Detection of Hardware Trojans , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Susmit Jha,et al.  Randomization Based Probabilistic Approach to Detect Trojan Circuits , 2008, 2008 11th IEEE High Assurance Systems Engineering Symposium.

[15]  Miron Abramovici,et al.  Integrated circuit security: new threats and solutions , 2009, CSIIRW '09.

[16]  Kundan Nepal,et al.  Combinational hardware Trojan detection using logic implications , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[17]  Debdeep Mukhopadhyay,et al.  Improved Test Pattern Generation for Hardware Trojan Detection Using Genetic Algorithm and Boolean Satisfiability , 2015, CHES.

[18]  H.-S. Philip Wong,et al.  TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Raj Gautam Dutta,et al.  IP Trust Validation Using Proof-Carrying Hardware , 2017 .

[20]  Bhagirath Narahari,et al.  OS support for detecting Trojan circuit attacks , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[21]  Jie Zhang,et al.  VeriTrust: Verification for hardware trust , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[22]  Vishwani D. Agrawal,et al.  Modeling and test generation for combinational hardware Trojans , 2018, 2018 IEEE 36th VLSI Test Symposium (VTS).

[23]  Jie Zhang,et al.  FASTrust: Feature analysis for third-party IP trust verification , 2015, 2015 IEEE International Test Conference (ITC).

[24]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[25]  Sally Adee,et al.  The Hunt For The Kill Switch , 2008, IEEE Spectrum.

[26]  Hassan Salmani,et al.  COTD: Reference-Free Hardware Trojan Detection and Recovery Based on Controllability and Observability in Gate-Level Netlist , 2017, IEEE Transactions on Information Forensics and Security.

[27]  Vincent Beroulle,et al.  ESCALATION: Leveraging Logic Masking to Facilitate Path-Delay-Based Hardware Trojan Detection Methods , 2018, J. Hardw. Syst. Secur..

[28]  Swarup Bhunia,et al.  Security against hardware Trojan through a novel application of design obfuscation , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[29]  Yu Wang,et al.  Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Christos A. Papachristou,et al.  MERO: A Statistical Approach for Hardware Trojan Detection , 2009, CHES.

[31]  Vijaypal Singh Rathor,et al.  A Novel Low Complexity Logic Encryption Technique for Design-for-Trust , 2020, IEEE Transactions on Emerging Topics in Computing.

[32]  Sergei Skorobogatov,et al.  Breakthrough Silicon Scanning Discovers Backdoor in Military Chip , 2012, CHES.

[33]  Nozomu Togawa,et al.  Hardware-Trojans Rank: Quantitative Evaluation of Security Threats at Gate-Level Netlists by Pattern Matching , 2016, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[34]  Jie Zhang,et al.  DeTrust: Defeating Hardware Trust Verification with Stealthy Implicitly-Triggered Hardware Trojans , 2014, CCS.

[35]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[36]  Swarup Bhunia,et al.  An automated configurable Trojan insertion framework for dynamic trust benchmarks , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[37]  Ankur Srivastava,et al.  On Reverse Engineering-Based Hardware Trojan Detection , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[38]  David A. Wagner,et al.  Defeating UCI: Building Stealthy and Malicious Hardware , 2011, 2011 IEEE Symposium on Security and Privacy.

[39]  Marten van Dijk,et al.  Advancing the state-of-the-art in hardware Trojans design , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[40]  Shaojie Zhang,et al.  FIGHT-metric: Functional identification of gate-level hardware trustworthiness , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[41]  Qiaoyan Yu,et al.  Novel Dynamic State-Deflection Method for Gate-Level Design Obfuscation , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[42]  Omer Khan,et al.  Advancing the State-of-the-Art in Hardware Trojans Detection , 2019, IEEE Transactions on Dependable and Secure Computing.

[43]  Trey Reece,et al.  Detection of Hardware Trojans in Third-Party Intellectual Property Using Untrusted Modules , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  Jeyavijayan Rajendran,et al.  Detecting malicious modifications of data in third-party intellectual property cores , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[45]  Bijan Alizadeh,et al.  PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[46]  Mark Mohammad Tehranipoor,et al.  A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[47]  Prabhat Mishra,et al.  Hardware Trojan Detection Using ATPG and Model Checking , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).

[48]  Usha Mehta,et al.  Transition probabilistic approach for detection and diagnosis of Hardware Trojan in combinational circuits , 2016, 2016 IEEE Annual India Conference (INDICON).

[49]  Yiorgos Makris,et al.  Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition , 2012, IEEE Transactions on Information Forensics and Security.

[50]  Liang Shi,et al.  Potential Trigger Detection for Hardware Trojans , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[51]  Swarup Bhunia,et al.  MERS: Statistical Test Generation for Side-Channel Analysis based Trojan Detection , 2016, CCS.