Impact of Sidewall Passivation and Channel Composition on InxGa1-xAs FinFET Performance
暂无分享,去创建一个
Suman Datta | Arun V. Thathachary | Krishna K. Bhuwalka | S. Datta | K. Bhuwalka | S. Maeda | M. Cantoro | Yeon-Cheol Heo | Mirco Cantoro | Yeon-Cheol Heo | G. Lavallee | Shigenobu Maeda | Guy Lavallee
[1] V. Chobpattana,et al. Nitrogen-passivated dielectric/InGaAs interfaces with sub-nm equivalent oxide thickness and low interface trap densities , 2013 .
[2] M. J. Manfra,et al. 20–80nm Channel length InGaAs gate-all-around nanowire MOSFETs with EOT=1.2nm and lowest SS=63mV/dec , 2012, 2012 International Electron Devices Meeting.
[3] L.-E. Wernersson,et al. Vertical Enhancement-Mode InAs Nanowire Field-Effect Transistor With 50-nm Wrap Gate , 2008, IEEE Electron Device Letters.
[4] P. D. Kirsch,et al. Sub-100 nm InGaAs quantum-well (QW) tri-gate MOSFETs with Al2O3/HfO2 (EOT < 1 nm) for low-power logic applications , 2013, 2013 IEEE International Electron Devices Meeting.
[5] J. D. del Alamo. Nanometre-scale electronics with III-V compound semiconductors. , 2011, Nature.
[6] Mitsuru Takenaka,et al. High Performance Tri-Gate Extremely Thin-Body InAs-On-Insulator MOSFETs With High Short Channel Effect Immunity and $V_{\rm th}$ Tunability , 2014, IEEE Transactions on Electron Devices.
[7] M. J. W. Rodwell,et al. Record Ion (0.50 mA/µm at VDD = 0.5 V and Ioff = 100 nA/µm) 25 nm-gate-length ZrO2/InAs/InAlAs MOSFETs , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.
[8] B. Duriez,et al. InAs N-MOSFETs with record performance of Ion = 600 μA/μm at Ioff = 100 nA/μm (Vd = 0.5 V) , 2013, 2013 IEEE International Electron Devices Meeting.
[9] Gerben Doornbos,et al. Benchmarking of III–V n-MOSFET Maturity and Feasibility for Future CMOS , 2010, IEEE Electron Device Letters.
[10] G. Dewey,et al. Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-source separation , 2011, 2011 International Electron Devices Meeting.
[11] Chris Auth,et al. 22-nm fully-depleted tri-gate CMOS transistors , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[12] D. Antoniadis,et al. Extraction of virtual-source injection velocity in sub-100 nm III–V HFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[13] Suman Datta,et al. Electron transport in multigate In x Ga 1-x as nanowire FETs: from diffusive to ballistic regimes at room temperature. , 2014, Nano letters.
[14] R. Rooyackers,et al. In0.53Ga0.47As quantum-well MOSFET with source/drain regrowth for low power logic applications , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.
[15] Investigation of InxGa1−xAs FinFET architecture with varying indium (x) concentration and quantum confinement , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.
[16] Dimitri A. Antoniadis,et al. A new self-aligned quantum-well MOSFET architecture fabricated by a scalable tight-pitch process , 2013, 2013 IEEE International Electron Devices Meeting.