Eecient Variable Ordering and Partial Representation Algorithms
暂无分享,去创建一个
[1] M. Ray Mercer,et al. Functional calculations using ordered partial multidecision diagrams , 1990 .
[2] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD 1993.
[3] J. Moondanos,et al. VERTEX: VERification of Transistor-level circuits based on model EXtraction , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[4] Vishwani D. Agrawal,et al. An Information Theoretic Approach to Digital Fault Testing , 1981, IEEE Transactions on Computers.
[5] Albert R. Wang,et al. Logic verification using binary decision diagrams in a logic synthesis environment , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[6] M. R. Mercer,et al. Fast functional evaluation of candidate OBDD variable orderings , 1991, Proceedings of the European Conference on Design Automation..
[7] Jacob A. Abraham,et al. A new scheme to compute variable orders for binary decision diagrams , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.
[8] Bernard M. E. Moret,et al. Decision Trees and Diagrams , 1982, CSUR.
[9] 藤田 昌宏,et al. Evaluation and Improvements of Boolean Comparison Method Based on Binary Decision Diagrams , 1988 .
[10] Richard Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.
[11] Jacob A. Abraham,et al. IBDDs: an efficient functional representation for digital circuits , 1992, [1992] Proceedings The European Conference on Design Automation.
[12] Masahiro Fujita,et al. On variable ordering of binary decision diagrams for the application of multi-level logic synthesis , 1991, Proceedings of the European Conference on Design Automation..