A 4-mW monolithic CMOS LNA at 5.7GHz with the gate resistance used for input matching
暂无分享,去创建一个
[1] M.J. Deen,et al. Analytical modeling of MOSFETs channel noise and noise parameters , 2004, IEEE Transactions on Electron Devices.
[2] M.J. Deen,et al. MOSFET modeling for RF IC design , 2005, IEEE Transactions on Electron Devices.
[3] Huey-Ru Chuang,et al. A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003, IEEE Microwave and Wireless Components Letters.
[4] Sang-Gug Lee,et al. A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance , 2003, IEEE J. Solid State Circuits.
[5] E. H. Westerwick. A 5 GHz band CMOS low noise amplifier with a 2.5 dB noise figure , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).
[6] Shey-Shi Lu,et al. A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption , 2002, VLSIC 2002.
[7] Huey-Ru Chuang,et al. A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003 .
[8] F. Ellinger. 26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.