A 4-mW monolithic CMOS LNA at 5.7GHz with the gate resistance used for input matching

Design and measured results of a fully integrated 5.7-GHz CMOS low-noise amplifier (LNA) is presented. To design this LNA, the parasitic input resistance of a metal-oxide-semiconductor field-effect transistor (MOSFET) is converted to 50/spl Omega/ by a simple L-C network, hence eliminating the need for source degeneration. It is shown, by means of compact expressions, that this matching method enhances the effective transconductance of the LNA by a factor that is inversely proportional to a MOSFET's input resistance. The effect of our proposed method on the noise figure (NF) of the LNA is also discussed. With an 11.45-dB power gain and a 3.4-dB NF at 4mW of dc power, the presented LNA achieves the best overall performance when compared with the most recently published LNAs.

[1]  M.J. Deen,et al.  Analytical modeling of MOSFETs channel noise and noise parameters , 2004, IEEE Transactions on Electron Devices.

[2]  M.J. Deen,et al.  MOSFET modeling for RF IC design , 2005, IEEE Transactions on Electron Devices.

[3]  Huey-Ru Chuang,et al.  A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003, IEEE Microwave and Wireless Components Letters.

[4]  Sang-Gug Lee,et al.  A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance , 2003, IEEE J. Solid State Circuits.

[5]  E. H. Westerwick A 5 GHz band CMOS low noise amplifier with a 2.5 dB noise figure , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[6]  Shey-Shi Lu,et al.  A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption , 2002, VLSIC 2002.

[7]  Huey-Ru Chuang,et al.  A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003 .

[8]  F. Ellinger 26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.