论文信息 - A 2 GHz CMOS double conversion downconverter with robust image rejection performance against the process and temperature variations

A 2 GHz CMOS double conversion downconverter with robust image rejection performance against the process and temperature variations

This paper presents a 2 GHz image rejection (IR) downconverter implemented in a 0.65 /spl mu/m CMOS technology. It maintains high IR ratio against the process and temperature variations if the on-chip passive RC components are relatively matched. The experimental circuit provides an IR ratio of 40.8 dB without any off-chip filtering or tuning, and dissipates 91 mW at 3.3 V.

[1] A.A. Abidi,et al. CMOS 10 MHz-IF downconverter with on-chip broadband circuit for large image-suppression , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2] Jacques C. Rudell,et al. A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[3] Michiel Steyaert,et al. A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[4] Thomas H. Lee,et al. The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[5] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .