Nanoscale CMOS spacer FinFET for the terabit era

A spacer lithography process technology, which uses a sacrificial layer and spacer layer formed by chemical vapor deposition (CVD), has been developed. It has been applied to make a sub-40-nm Si-fin structure for a double-gate FinFET with conventional dry etching for the first time. The minimum-sized features are defined not by the photolithography but by the CVD film thickness. Therefore, this spacer lithography technology yields better critical dimension uniformity than conventional optical or e-beam lithography and defines smaller features beyond the limit of current lithography technology. It also provides a doubling of feature density for a given lithography pitch, which increases current by a factor of two. To demonstrate this spacer lithography technology, Si-fin structures have been patterned for planar double-gate CMOS FinFET devices.

[1]  James D. Plummer,et al.  Characterization of surface mobility on the sidewalls of dry-etched trenches , 1988, Technical Digest., International Electron Devices Meeting.

[2]  D. T. Grider,et al.  Selective chemical etching of polycrystalline SiGe alloys with respect to Si and SiO2 , 1992 .

[3]  Karl Goser,et al.  Matching analysis of deposition defined 50-nm MOSFET's , 1998 .

[4]  Chenming Hu,et al.  Ultra-thin body SOI MOSFET for deep-sub-tenth micron era , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[7]  Jeffrey Bokor,et al.  Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[8]  Chenming Hu,et al.  Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.

[9]  J. Bokor,et al.  Quasi-planar NMOS FinFETs with sub-100 nm gate lengths , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[10]  Chenming Hu,et al.  Spacer FinFET: nano-scale CMOS technology for the terabit era , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).