All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression Scheme

This paper proposes a 90° phase-shift delay-locked loop (DLL) used in dynamic RAM for data sampling clock generation. The proposed DLL alleviates process variation issues, which are mainly caused by the mismatch between the delay line segments in the previous 90° phase-shift DLLs, and reduces area by adopting a multiplying DLL-based structure. In addition, a novel jitter suppression scheme is also proposed to suppress control code dithering. A stochastic analysis is performed to evaluate the effectiveness of the proposed dithering jitter suppression. The proposed DLL is fabricated using a 45-nm CMOS process on an active area of 69.9 μm × 49.3 μm and utilizes a 1.1 V supply voltage. The proposed DLL has an operating frequency ranging from 500 to 800 MHz and consumes 1.32 mW at 800 MHz. The measured rms and peak-to-peak output jitters are improved by 5.42% to 18.75% and 5.52% to 18.31%, respectively, in the entire operating frequency range.

[1]  Chulwoo Kim,et al.  A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces , 2012, IEEE Journal of Solid-State Circuits.

[2]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Keng-Jan Hsiao,et al.  An 8-GHz to 10-GHz Distributed DLL for Multiphase Clock Generation , 2009, IEEE Journal of Solid-State Circuits.

[4]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[5]  Liu Shen-Iuan,et al.  A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[6]  Changsik Yoo,et al.  Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Rong-Jyi Yang,et al.  A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 µm CMOS Technology , 2007, IEEE J. Solid State Circuits.

[8]  Shen-Iuan Liu,et al.  A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Seong-Ook Jung,et al.  All-digital 90° phase-shift DLL with a dithering jitter suppression scheme , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[10]  Gu-Yeon Wei,et al.  A Comprehensive Phase-Transfer Model for Delay-Locked Loops , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[11]  Deog-Kyoon Jeong,et al.  An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance , 2000, IEEE Journal of Solid-State Circuits.

[12]  Chulwoo Kim,et al.  A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[13]  Lin Wu,et al.  A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  Shen-Iuan Liu,et al.  A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Hyun-Woo Lee,et al.  A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Shen-Iuan Liu,et al.  A 0.7-2-GHz self-calibrated multiphase delay-locked loop , 2006 .

[17]  Seong-Ook Jung,et al.  Process Variation Tolerant All-Digital 90° Phase Shift DLL for DDR3 Interface. , 2012 .

[18]  Soo-In Cho,et al.  A low-jitter mixed-mode DLL for high-speed DRAM applications , 2000, IEEE Journal of Solid-State Circuits.

[19]  Seong-Ook Jung,et al.  Process Variation Tolerant All-Digital 90$^{\circ}$ Phase Shift DLL for DDR3 Interface , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Seong-Ook Jung,et al.  A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interface , 2010, IEEE Transactions on Consumer Electronics.

[21]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[22]  Jae-Yoon Sim,et al.  An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[23]  William J. Dally,et al.  Jitter transfer characteristics of delay-locked loops - theories and design techniques , 2003, IEEE J. Solid State Circuits.