A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme

A 10T SRAM cell with data-independent bitline leakage and a virtual-ground replica scheme allows 1k cells per bitline in subthreshold SRAMs. Reverse short-channel effect is used to improve writability, offer higher speed, reduce junction capacitance, and decrease circuit variability. A 0.13mum, the 480kb SRAM test chip shows a minimum operating voltage of 0.20V.

[1]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[2]  A. Chandrakasan,et al.  A 256kb Sub-threshold SRAM in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Chenming Hu,et al.  Reverse short-channel effects and channel-engineering in deep-submicron MOSFETs: modeling and optimization , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..