A 0.045mm2 0.1–6GHz reconfigurable multi-band, multi-gain LNA for SDR

A low area fully reconfigurable multi-band LNA array based on active feedback amplifiers with mixed resistive and switched inductor loads is presented. The 90nm baseline digital CMOS implementation covers the entire frequency range of interest for SDR from 0.1 to 6GHz with a dynamic gain range from 0dB to 22dB. A noise figure as low as 2.7dB and an input-referred linearity IIP3 of −4dBm at 16dB gain is achieved. An IIP3 of +9dBm is reached in low gain mode to allow for high signal and interferer power at the antenna input. The LNA draws between 10 and 26mA from a 1.2V supply. The active area of the array is only 0.045mm2.

[1]  Michiel Steyaert,et al.  A 2mm2 0.1-to-5GHz SDR receiver in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Domine Leenaerts,et al.  A 0.6-to-10GHz Receiver Front-End in 45nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Chun-Lin Ko,et al.  A 2.4–5.4-GHz Wide Tuning-Range CMOS Reconfigurable Low-Noise Amplifier , 2008, IEEE Transactions on Microwave Theory and Techniques.

[4]  Andrea Baschirotto,et al.  A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Dimitri Linten,et al.  An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  P. Wambacq,et al.  Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Rahim Bagheri,et al.  An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  福井 章人,et al.  Radio transmission and reception method and a radio communication terminal device , 2008 .