CMOS analog neural network systems based on oscillatory neurons

The authors discuss the design of two neural network systems based on the use of pulsing neurons. Each neuron was built as a simple voltage controlled oscillator (VCO) whose control voltage made the circuit oscillate or not oscillate. The interconnecting synapses between neurons are made with programmable transconductance amplifiers. The weight of each synapse is represented by the transconductance gain of the amplifiers, and is externally adjustable for each synapse. The oscillatory neuron circuit and the interconnection strategy for oscillatory neurons are described. Using this technique a 5-neuron Hopfield network and 6-neuron bidirectional associated memory (BAM) network were built and tested, using standard 2- mu m double-metal, double polysilicon CMOS (MOSIS) chips.<<ETX>>

[1]  S. Yoshizawa,et al.  An Active Pulse Transmission Line Simulating Nerve Axon , 1962, Proceedings of the IRE.

[2]  R. FitzHugh.  Impulses and Physiological States in Theoretical Models of Nerve Membrane. , 1961, Biophysical journal.

[3]  Stephen Grossberg,et al.  Nonlinear neural networks: Principles, mechanisms, and architectures , 1988, Neural Networks.

[4]  A. Hodgkin,et al.  A quantitative description of membrane current and its application to conduction and excitation in nerve , 1952, The Journal of physiology.

[5]  N. El-Leithy,et al.  Hysteresis in neural-type circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[6]  M. Vellasco,et al.  VLSI architectures for neural networks , 1989, IEEE Micro.

[7]  Kwabena Boahen,et al.  A heteroassociative memory using current-mode MOS analog VLSI circuits , 1989 .

[8]  James P. Keener,et al.  Analog circuitry for the van der Pol and FitzHugh-Nagumo equations , 1983, IEEE Transactions on Systems, Man, and Cybernetics.

[9]  Randall L. Geiger,et al.  High-frequency voltage-controlled continuous-time lowpass filter using linearised CMOS integrators , 1986 .

[10]  John J. Hopfield,et al.  Simple 'neural' optimization networks: An A/D converter, signal decision circuit, and a linear programming circuit , 1986 .

[11]  B. Linares-Barranco,et al.  A novel CMOS analog neural oscillator cell , 1989, IEEE International Symposium on Circuits and Systems,.

[12]  Jack L. Meador,et al.  Programmable impulse neural circuits , 1991, IEEE Trans. Neural Networks.

[13]  A. Thakoor,et al.  Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips , 1989, International 1989 Joint Conference on Neural Networks.

[14]  L. Chua,et al.  The double scroll family , 1986 .

[15]  Edgar Sanchez-Sinencio,et al.  Nonlinear switched capacitor 'neural' networks for optimization problems , 1990 .

[16]  Jack L. Meador,et al.  Competitive learning in asynchronous-pulse-density integrated circuits , 1992 .

[17]  J. G. Elias,et al.  A neuromorphic impulsive circuit for processing dynamic signals , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[18]  José Luis Huertas,et al.  A CMOS analog adaptive BAM with on-chip learning and weight refreshing , 1993, IEEE Trans. Neural Networks.

[19]  D. Henderson,et al.  An application of neural net chips: handwritten digit recognition , 1988, IEEE 1988 International Conference on Neural Networks.

[20]  L. Carley,et al.  Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[21]  I. Aleksander,et al.  WISARD·a radical step forward in image recognition , 1984 .

[22]  Edgar Sanchez-Sinencio,et al.  A modular T-mode design approach for analog neural network hardware implementations , 1992 .

[23]  Alan F. Murray,et al.  Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.

[24]  E. Vittoz,et al.  Analog Storage of Adjustable Synaptic Weights , 1991 .

[25]  Alan F. Murray,et al.  Integrated pulse stream neural networks: results, issues, and pointers , 1992, IEEE Trans. Neural Networks.

[26]  Mona E. Zaghloul,et al.  VLSI implementation of synaptic weighting and summing in pulse coded neural-type cells , 1992, IEEE Trans. Neural Networks.

[27]  John Lazzaro.  Low-power silicon spiking neurons and axons , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[28]  J. Meador,et al.  VLSI implementation of a pulse Hebbian learning law , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[29]  B Kosko,et al.  Adaptive bidirectional associative memories. , 1987, Applied optics.

[30]  Ángel Rodríguez-Vázquez,et al.  A CMOS monolithic Chua's Circuit , 1993, J. Circuits Syst. Comput..

[31]  D. L. Birx,et al.  Chaotic oscillators and complex mapping feed forward networks (CMFFNs) for signal detection in noisy environments , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[32]  Edgar Sanchez-Sinencio,et al.  Operational transconductance amplifier-based nonlinear function syntheses , 1989 .

[33]  Bernabe Linares-Barranco,et al.  A CMOS Implementation of Fitzhugh-Nagumo Neuron Model , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[34]  Kimmo Kaski,et al.  Pulse-density modulation technique in VLSI implementations of neural network algorithms , 1990 .

[35]  B. Linares-Barranco,et al.  Hysteresis based neural oscillators for VLSI implementations , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[36]  Leon O. Chua,et al.  Linear and nonlinear circuits , 1987 .

[37]  Leon O. Chua,et al.  The double scroll , 1985 .

[38]  Bernabé Linares-Barranco,et al.  A programmable neural oscillator cell , 1989 .

[39]  Mark R. DeYong,et al.  The design, fabrication, and test of a new VLSI hybrid analog-digital neural processing element , 1992, IEEE Trans. Neural Networks.

[40]  R. S. Withers,et al.  An artificial neural network integrated circuit based on MNOS/CCD principles , 1987 .