Performance optimization in Torus-based optical networks-on-chip

In this paper, the insertion loss and crosstalk noise of M × N Torus-based optical networks-on-chip (ONoCs) is systematically analyzed, which caused performance degradation. The proposed analysis model can be applied to arbitrary 5×5 routers and Torus-based ONoCs. When traditional non-blocking five-port optical routers used in the original Torus structure, it's suffered lager Bit Error Rate (BER) in a small scale. The router optimization and angle optimization method is used for achieving a better quality of network communication and performance improvement. The numerical results show the signal-to-noise ratio (SNR) of the worst-case transmission link in Torus-based ONoCs with certain size. When the network scale of Torus-based ONoC is 6×6 and the input power is 0 dB, the SNR of Torus-based ONoC using Crux router is 21.66 dB, which is 7.06 dB higher than optimized Crossbar router. With angle optimization further used in router level and network level, the SNR can reach to 23.87 dB. Moreover, we also find that a better SNR can be got with M gradually close to N .

[1]  Wei Zhang,et al.  Crosstalk noise and bit error rate analysis for optical network-on-chip , 2010, Design Automation Conference.

[2]  Yiyuan Xie,et al.  Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle , 2011 .

[3]  Luca P. Carloni,et al.  Design Exploration of Optical Interconnection Networks for Chip Multiprocessors , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[4]  John E. Bowers,et al.  Energy Efficient and Energy Proportional Optical Interconnects for Multi-Core Processors: Driving the Need for On-Chip Sources , 2014, IEEE Journal of Selected Topics in Quantum Electronics.

[5]  Long Chen,et al.  Optical 4x4 hitless slicon router for optical networks-on-chip (NoC). , 2008, Optics express.

[6]  Wayne H. Wolf.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Kumar N. Sivarajan,et al.  Routing and wavelength assignment in all-optical networks , 1995, TNET.

[8]  Lin Yang,et al.  Five-port optical router for photonic networks-on-chip. , 2011, Optics express.

[9]  Ian O'Connor,et al.  Towards reconfigurable optical networks on chip , 2005, ReCoSoC.

[10]  Wei Zhang,et al.  Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  H. Haus,et al.  Wavelength switching and routing using absorption and resonance , 1998, IEEE Photonics Technology Letters.

[13]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[14]  Lei Zhang,et al.  GENERALIZED WAVELENGTH ROUTED OPTICAL MICRONETWORK IN NETWORK-ON-CHIP , 2006 .

[15]  Wim Heirman,et al.  Reconfigurable Networks-on-Chip , 2013 .

[16]  Ian O'Connor,et al.  Integrated Optical Interconnect Architectures for Embedded Systems , 2012 .

[17]  Joris Van Campenhout,et al.  Non-blocking 4x4 electro-optic silicon switch for on-chip photonic networks. , 2011, Optics express.

[18]  Hui Chen,et al.  Predictions of CMOS compatible on-chip optical interconnect , 2005, SLIP '05.

[19]  J. Dambre,et al.  Integrated optical interconnect for on-chip data transport , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[20]  Sudeep Pasricha,et al.  Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors , 2009, CODES+ISSS '09.

[21]  Jiang Xu,et al.  Crosstalk Noise Analysis and Optimization in 5$\,\times\,$5 Hitless Silicon-Based Optical Router for Optical Networks-on-Chip (ONoC) , 2012, Journal of Lightwave Technology.

[22]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.