Testing for path delay faults using test points

Path delay fault testing is often difficult due to the large number of paths that must be tested. Inserting controllable/observable points in the test architecture has been shown to be a viable method for reducing the number of paths that need to be tested in a circuit. Test points allow the tester to test subpaths of the circuit and then draw conclusions of the operability of the circuit based upon the delays of subpaths. We illustrate some of the limitations of current subpath testing procedures and illustrate some of the difficulties associated with unstructured test point placement. We give an implementation of test points embedded in a scan chain and present a new testing technique that is more accurate than the previous method. We also present a novel test point insertion approach that has reasonable test times and minimal impact on the hardware size and the operational clock.

[1]  B.I. Dervisoglu,et al.  DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENT , 1991, 1991, Proceedings. International Test Conference.

[2]  Irith Pomeranz,et al.  NEST: a nonenumerative test generation method for path delay faults in combinational circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Spyros Tragoudas,et al.  A fast nonenumerative automatic test pattern generator for pathdelay faults , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Rolf Drechsler.  BiTeS: a BDD based test pattern generator for strong robust path delay faults , 1994, EURO-DAC '94.

[5]  Kwang-Ting Cheng,et al.  Generation of High Quality Non-Robust Tests for Path Delay Faults , 1994, 31st Design Automation Conference.

[6]  Kwang-Ting Cheng,et al.  Identification and test generation for primitive faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Prathima Agrawal,et al.  Delay fault test generation for scan/hold circuits using Boolean expressions , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Soumitra Bose,et al.  Generation of compact delay tests by multiple path activation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  Kwang-Ting Cheng,et al.  Resynthesis of combinational circuits for path count reduction and for path delay fault testability , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[11]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.

[12]  Dhiraj K. Pradhan,et al.  A method to derive compact test sets for path delay faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[13]  Michael H. Schulz,et al.  Advanced automatic test pattern generation techniques for path delay faults , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[14]  Kwang-Ting Cheng,et al.  Test Generation for Path Delay Faults , 1998 .

[15]  Yashwant K. Malaiya,et al.  Testing for Timing Faults in Synchronous Sequential Integrated Circuits , 1983, International Test Conference.