On Symbolic Model Order Reduction 1
暂无分享,去创建一个
[1] Albert E. Ruehli,et al. The modified nodal approach to network analysis , 1975 .
[2] Teuvo Kohonen,et al. Self-organization and associative memory: 3rd edition , 1989 .
[3] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Jacob K. White,et al. Efficient frequency-domain modeling and circuit simulation of transmission lines , 1994 .
[5] Roland W. Freund,et al. Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.
[6] Michel S. Nakhla,et al. Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Mattan Kamon,et al. Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures , 1996 .
[8] Eric James Grimme,et al. Krylov Projection Methods for Model Reduction , 1997 .
[9] Lawrence T. Pileggi,et al. PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.
[10] S. D. Senturia,et al. Generating efficient dynamical models for microelectromechanical systems from a few finite-element simulation runs , 1999 .
[11] Ying Liu,et al. Model order-reduction of RC(L) interconnect including variational analysis , 1999, DAC '99.
[12] Yehea I. Ismail,et al. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[13] Jacob K. White,et al. Geometrically parameterized interconnect performance models for interconnect synthesis , 2002, ISPD '02.
[14] Z. Bai. Krylov subspace techniques for reduced-order modeling of large-scale dynamical systems , 2002 .
[15] Rob A. Rutenbar,et al. Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams , 2002 .
[16] Guoyong Shi,et al. Symbolic model order reduction , 2003, Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling and Simulation.
[17] Jaijeet Roychowdhury,et al. Automated macromodel generation for electronic systems , 2003, Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling and Simulation.
[18] Guoyong Shi,et al. Parametric reduced order modeling for interconnect analysis , 2004 .
[19] C.-J. Richard Shi,et al. Model-order reduction by dominant subspace projection: error bound, subspace computation, and circuit applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.