Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits
暂无分享,去创建一个
[1] K. W. Current,et al. CMOS current comparator circuit , 1983 .
[2] Stephen Y. H. Su,et al. The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement , 1972, IEEE Transactions on Computers.
[3] Michitaka Kameyama,et al. A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.
[4] Ioannis G. Karafyllidis,et al. Quaternary voltage-mode CMOS circuits for multiple-valued logic , 1998 .
[5] Barruquer Moner. IX. References , 1971 .
[6] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[7] Edward J. McCluskey,et al. Multivalued Integrated Injection Logic , 1977, IEEE Transactions on Computers.
[8] Kevin Barraclough,et al. I and i , 2001, BMJ : British Medical Journal.
[9] K. W. Current. Current-mode CMOS multiple-valued logic circuits , 1994 .
[10] Aaas News,et al. Book Reviews , 1893, Buffalo Medical and Surgical Journal.
[11] T. Serrano-Gotarredona,et al. A new five-parameter MOS transistor mismatch model , 2000, IEEE Electron Device Letters.
[12] Robert G. Meyer,et al. An engineering model for short-channel MOS devices , 1988 .
[13] Michitaka Kameyama,et al. Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic , 1989 .
[14] Takao Waho,et al. Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output , 1998, IEEE J. Solid State Circuits.
[15] Hans G. Kerkhoff,et al. Multiple-Valued Logic Charge-Coupled Devices , 1981, IEEE Transactions on Computers.
[16] Ismail Enis Ungan,et al. A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC , 1997 .
[17] Avni Morgul,et al. Implementation of multi-valued logic, simultaneous literal operations with full CMOS current-mode threshold circuits , 2002 .
[18] Jean-Pierre Deschamps,et al. Synthesis of Discrete Functions Using I2L Technology , 1981, IEEE Transactions on Computers.
[19] Michitaka Kameyama,et al. Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic , 1996 .
[20] Donald D. Givone,et al. A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.
[21] Takahiro Hanyu,et al. A multiple-valued logic array VLSI based on two-transistor delta literal circuit and its application to real-time reasoning systems , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.