The challenges of on-chip protection for system level cable discharge events (CDE)

The CDE stress for on-chip protection is evaluated with the design of a TI internal CDE tester. Comparison with a long-pulse TLP indicated non-correlation for the failure current but better tracking with the failure voltage. However, both the on-board magnetics and board design can also influence the failure threshold level.