Design and implementation of a 5-bit flash ADC for education
暂无分享,去创建一个
[1] Arthur H. M. van Roermund,et al. A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] Stephen H. Lewis,et al. Iterative Gain Enhancement in an Algorithmic ADC , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Saeed Mian Qaisar,et al. An Adaptive Resolution Computationally Efficient Short-Time Fourier Transform , 2008, J. Electr. Comput. Eng..
[4] Stephen A. Dyer,et al. Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..
[5] Saeed Mian Qaisar,et al. Computationally efficient adaptive rate sampling and filtering , 2007, 2007 15th European Signal Processing Conference.
[6] Y. Ogushi,et al. [Analog-digital conversion]. , 1973, Kokyu to junkan. Respiration & circulation.
[7] Ian Galton,et al. A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB , 2013, IEEE Journal of Solid-State Circuits.
[8] Emmanuel Ifeachor,et al. Digital Signal Processing: A Practical Approach , 1993 .
[9] Saeed Mian Qaisar,et al. Adaptive rate filtering a computationally efficient signal processing approach , 2014, Signal Process..
[10] Saeed Mian Qaisar,et al. An efficient signal acquisition with an adaptive rate A/D conversion , 2013, 2013 IEEE International Conference on Circuits and Systems (ICCAS).
[11] Takumi Danjo,et al. A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS , 2014, IEEE Journal of Solid-State Circuits.