Modeling of high voltage devices for ESD event simulation in SPICE

An ESD (electro-static-discharge) compact modeling methodology using a macro-modeling approach is introduced in this work for high voltage Lateral Double-diffused MOS (LDMOS) devices and new high-voltage protection clamps. The distinct characteristics of high voltage devices during high current/fast transient events are modeled without introducing convergence problems in ESD simulations for complex high voltage mixed-signal applications. The LDMOS ESD model consists of a sub-circuit that is built on top of the standard high-voltage MOS model (MOS20). The high voltage clamps, consisting of thyristor-type devices, are modeled using advanced bipolar junction transistor models.

[1]  李幼升,et al.  Ph , 1989 .

[2]  J.A. Salcedo,et al.  Electrostatic discharge protection framework for mixed-signal high voltage CMOS applications , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[3]  S. Malobabic,et al.  Correlation of Human Metal Model and Transmission Line Pulsing Testing , 2011, IEEE Electron Device Letters.

[4]  Yuanzhong Zhou,et al.  ESD Simulation using Compact Models: from I/O Cell to Full Chip , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[5]  T. Luk,et al.  Modeling MOS snapback for circuit-level ESD simulation using BSIM3 and VBIC models , 2005, Sixth international symposium on quality electronic design (isqed'05).

[7]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[8]  R.W. Dutton,et al.  A computationally stable quasi-empirical compact model for the simulation of MOS breakdown in ESD-protection circuit design , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[9]  H.C. de Graaff,et al.  Avalanche multiplication in a compact bipolar transistor model for circuit simulation , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[10]  Yuanzhong Zhou,et al.  Modeling snapback of LVTSCR devices for ESD circuit simulation using advanced BJT and MOS models , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[11]  R. Muller,et al.  VIA-4 avalanche-induced breakdown mechanisms in short-channel MOSFETs , 1982, IEEE Transactions on Electron Devices.

[12]  S Malobabic,et al.  Analysis of Safe Operating Area of NLDMOS and PLDMOS Transistors Subject to Transient Stresses , 2010, IEEE Transactions on Electron Devices.

[13]  Stephan Frei,et al.  On the dynamic destruction of LDMOS transistors beyond voltage overshoots in high voltage ESD , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[14]  Guido Groeseneken,et al.  ESD circuit model based protection network optimisation for extended-voltage NMOS drivers , 2005, Microelectron. Reliab..

[15]  Chenming Hu,et al.  An analytical breakdown model for short-channel MOSFET's , 1982, IEEE Transactions on Electron Devices.

[16]  Javier A. Salcedo,et al.  A new ESD design methodology for high voltage DMOS applications , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[17]  Zhu Jing,et al.  Analysis of trigger behavior of high voltage LDMOS under TLP and VFTLP stress , 2010 .

[18]  W. Fichtner,et al.  Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).