Power of a Single Photo in the Big Data Era [Editor's Remarks]

[1]  J. Smith,et al.  Latch-up characterization and checking of a 55 nm CMOS mixed voltage design , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.

[2]  E. Rosenbaum,et al.  Modeling and Understanding of External Latchup in CMOS Technologies—Part I: Modeling Latchup Trigger Current , 2011, IEEE Transactions on Device and Materials Reliability.

[3]  L W Massengill,et al.  Selection of Well Contact Densities for Latchup-Immune Minimal-Area ICs , 2010, IEEE Transactions on Nuclear Science.

[4]  E. Rosenbaum,et al.  Analytical modeling of external latchup , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[5]  F. Y. Wu.  Theory of resistor networks: the two-point resistance , 2004, math-ph/0402038.

[6]  Ming-Dou Ker,et al.  Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology , 2003 .

[7]  Dieter K. Schroder,et al.  SOI bulk and surface generation properties measured with the pseudo-MOSFET , 2002 .

[8]  J. Cserti.  Application of the lattice Green's function for calculating the resistance of an infinite network of resistors , 1999, cond-mat/9909120.

[9]  A. Amerasekera,et al.  Designing latchup robustness in a 0.35 /spl mu/m technology , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[10]  T. Aoki,et al.  A practical high-latchup immunity design methodology for internal circuits in the standard cell-based CMOS/BiCMOS LSIs , 1993 .

[11]  T. Cavioni,et al.  Latch-up characterization in standard and twin-tub test structures by electrical measurements, 2-D simulations and IR microscopy , 1990, International Conference on Microelectronic Test Structures.

[12]  J. S. Cable,et al.  Parametric investigation of latch-up sensitivity in 1.25 μm CMOS technology , 1987, IEEE Transactions on Nuclear Science.

[13]  Chenming Hu,et al.  Effects of substrate resistance on CMOS latchup holding voltages , 1987, IEEE Transactions on Electron Devices.

[14]  J.A. Seitchik,et al.  An analytic model of holding voltage for latch-up in epitaxial CMOS , 1987, IEEE Electron Device Letters.

[15]  K. Kanzaki,et al.  Resistance modulation effect in n-well CMOS , 1985, IEEE Transactions on Electron Devices.

[16]  Robert W. Dutton,et al.  Modeling Latch-Up in CMOS Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  John L. Crowley,et al.  Computer-Aided Latchup Analysis of Integrated Circuits , 1981, IEEE Transactions on Nuclear Science.

[18]  Amitava Chatterjee,et al.  Parametric study of latchup immunity of deep trench-isolated, bulk, nonepitaxial CMOS , 1992 .