A Review : Area and Delay Efficient Pre-encoded multipliers Based on Non-Redundant Radix-4 Encoding
暂无分享,去创建一个
[1] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[2] Chen Xin,et al. A New Redundant Binary Partial Product Generator for Fast 2n-Bit Multiplier Design , 2014, 2014 IEEE 17th International Conference on Computational Science and Engineering.
[3] S. Fujita,et al. ROM-Based Logic (RBL) Design: A Low-Power 16 Bit Multiplier , 2009, IEEE Journal of Solid-State Circuits.
[4] Xinming Huang,et al. CSD-Based Programmable Multiplier Design for Predetermined Coefficient Groups , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[5] George W. Reitwiesner,et al. Binary Arithmetic , 1960, Adv. Comput..
[6] M. N. Shanmukha Swamy,et al. High Speed Modified Booth Encoder Multiplier for Signed and Unsigned Numbers , 2012, 2012 UKSim 14th International Conference on Computer Modelling and Simulation.
[7] S. Nithya,et al. An efficient fixed width multiplier for digital filter , 2014, 2014 IEEE 8th International Conference on Intelligent Systems and Control (ISCO).
[8] Kiamal Z. Pekmestzi,et al. Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding , 2016, IEEE Transactions on Computers.
[9] B. Dinesh,et al. Comparison of regular and tree based multiplier architectures with modified booth encoding for 4 bits on layout level using 45nm technology , 2014, 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE).
[10] Nik Ghazali Nik Daud,et al. Hybrid modified booth encoded algorithm-carry save adder fast multiplier , 2014, The 5th International Conference on Information and Communication Technology for The Muslim World (ICT4M).