Area and Current Efficient Capacitor-Less Low Drop-Out Regulator Using Time-Based Error Amplifier

An output capacitor-less low drop-out (LDO) regulator using time-based error amplifier is presented in this paper. The proposed LDO utilizes voltage-controlled oscillator (VCO) as an integrator to replace the conventional voltage-based error amplifier. It reduces the overall area by using only 1.2pF of on-chip capacitor while consuming low quiescent current (<30μA at typical corner). Using time as the processing variable, the time-based error amplifier operates with full-swing CMOS digital like signals without introducing any quantization error. The proposed LDO was designed in TSMC 65nm CMOS LP technology with input and output voltages as 1.2 V and 0.8V-1.1V, respectively, achieving a regulation bandwidth of 3MHz. Settling time of 200ns or less was achieved for 10mA load current step and 0–100pF output load capacitor.

[1]  Amr Elshazly,et al.  A 10–25MHz, 600mA buck converter using time-based PID compensator with 2µA/MHz quiescent current, 94% peak efficiency, and 1MHz BW , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Ka Nang Leung,et al.  Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Herminio Martínez,et al.  Low power output-capacitorless class-AB CMOS LDO regulator , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Edgar Sanchez-Sinencio,et al.  Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison , 2014, IEEE Circuits and Systems Magazine.

[5]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[6]  Jaehyouk Choi,et al.  An extemal-capacitor-less low-dropout regulator with less than −36dB PSRR at all frequencies from 10kHz to 1GHz using an adaptive supply-ripple cancellation technique to the body-gate , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Nicolás J. Medrano-Marqués,et al.  Transient-enhanced output-capacitorless CMOS LDO regulator for battery-operated systems , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  José Silva-Martínez,et al.  External Capacitor-Less Low Drop-Out Regulator With 25 dB Superior Power Supply Rejection in the 0.4–4 MHz Range , 2014, IEEE Journal of Solid-State Circuits.