CMOS RF Power Amplifier Variability and Reliability Resilient Biasing Design and Analysis

This paper presents a novel biasing design that makes the complementary metal-oxide-semiconductor radio frequency power amplifier (PA) resilient to process variability and device reliability. The biasing scheme provides resilience through the threshold voltage adjustment, and at the mean time, it does not degrade the PA performance. Analytical equations are derived for studying the resilient biasing on PA process sensitivity. A class-AB PA with a resilient design is compared with a PA without such a design using a Predictive Technology Model 65-nm technology. The Advanced Design System simulation results show that the resilient biasing design helps improve the robustness of the PA in P1dB, Psat, and power-added efficiency. Except for postfabrication calibration capability, the adaptive body biasing design reduces the impact of variability and reliability on PA significantly when subjected to threshold voltage shift and electron mobility degradation.

[1]  E. Rosenbaum,et al.  On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing , 2000, IEEE Electron Device Letters.

[2]  Hua Wang,et al.  Reliability Issues in Deep Deep Submicron Technologies: Time-Dependent Variability and its Impact on Embedded System Design , 2006, VLSI-SoC.

[3]  J.S. Yuan,et al.  CMOS RF Design for Reliability Using Adaptive Gate–Source Biasing , 2008, IEEE Transactions on Electron Devices.

[4]  Yu Cao,et al.  An efficient method to identify critical gates under circuit aging , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[5]  T.E. Turner,et al.  Design for Reliability , 2006, 2006 13th International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[6]  Elyse Rosenbaum,et al.  Hot carrier induced degradation in deep submicron MOSFETs at 100 °C , 2000 .

[7]  V. Huard,et al.  Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide , 2004, IEEE Transactions on Device and Materials Reliability.

[8]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[9]  G. Gielen,et al.  A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration , 2007, IEEE Journal of Solid-State Circuits.

[10]  Chuanzhao Yu,et al.  CMOS Device and Circuit Degradations Subject to $\hbox{HfO}_{2}$ Gate Breakdown and Transient Charge-Trapping Effect , 2007, IEEE Transactions on Electron Devices.

[11]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[12]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[13]  M. Heyns,et al.  Soft Breakdown of Ultra-Thin Gate Oxide Layers , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[14]  Gunhee Han,et al.  Erratum for ‘High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers’ , 2008 .

[15]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[16]  Dana Crowe,et al.  Design for Reliability , 2001 .

[17]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[18]  Asen Asenov,et al.  Low power, high density CMOS 6-T SRAM cell design subject to 'atomistic' fluctuations , 2007 .

[19]  Scott A. Mahlke,et al.  Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[20]  Massoud Pedram,et al.  NBTI-aware flip-flop characterization and design , 2008, GLSVLSI '08.

[21]  Jaume Abella,et al.  Penelope: The NBTI-Aware Processor , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[22]  Yoon-Ha Jeong,et al.  PBTI-Associated High-Temperature Hot Carrier Degradation of nMOSFETs With Metal-Gate/High- $k$ Dielectrics , 2008, IEEE Electron Device Letters.