4-Bit Double SONOS Memories (DSMs) Using Single-Level and Multi-Level Cell Schemes
暂无分享,去创建一个
Chang Woo Oh | Sung Hwan Kim | Na Young Kim | Yong Lack Choi | Nam Myun Cho | Dong-Won Kim | Donggun Park | Byung-Il Ryu | Sung In Hong | Jin Bum Kim | Yong Seok Lee | Hyun Jun Bae | Kong Soo Lee
[1] Chang Woo Oh,et al. A Novel Multi-Functional Silicon-On-ONO (SOONO) MOSFETs for SoC Applications: Electrical Characterization for High Performance Transistor and Embedded Memory Applications , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[2] M. Janai,et al. 4-bit per cell NROM reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[3] Chih-Yuan Lu,et al. Studies of the reverse read method and second-bit effect of 2-bit/cell nitride-trapping device by quasi-two-dimensional model , 2006, IEEE Transactions on Electron Devices.
[4] Joo-Tae Moon,et al. 8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[5] G. Cohen,et al. NROM Window Sensing for 2 and 4-bits per cell Products , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.
[6] Chang Woo Oh,et al. A 4-Bit Double SONOS Memory (DSM) with 4 Storage Nodes per Cell for Ultimate Multi-Bit Operation , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[7] Byung-Gook Park,et al. Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..