A Novel Approach to Design BCD Adder and Carry Skip BCD Adder

Reversible logic has become one of the most promising research areas in the past few decades and has found its applications in several technologies; such as low power CMOS, nanocomputing and optical computing. This paper presents improved and efficient reversible logic implementations for Binary Coded Decimal (BCD) adder as well as Carry Skip BCD adder. It has been shown that the modified designs outperform the existing ones in terms of number of gates, number of garbage output and delay.

[1]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[2]  Jeff Hecht.  Physical Limits of Computing , 1989 .

[3]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[4]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[5]  John P. Hayes,et al.  Computer Architecture and Organization , 1980 .

[6]  Himanshu Thapliyal,et al.  Novel BCD adders and their reversible logic implementation for IEEE 754r format , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[7]  R. Landauer,et al.  Minimal energy dissipation in logic , 1970 .

[8]  Mozammel H. A. Khan,et al.  Multi-Output ESOP Synthesis with Cascades of New Reversible Gate Family , 2003 .

[9]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[10]  Michael P. Frank,et al.  The physical limits of computing , 2002, Computing in Science & Engineering.

[11]  Ahsan Raja Chowdhury,et al.  Design of a compact reversible binary coded decimal adder circuit , 2006, J. Syst. Archit..

[12]  John P. Hayes,et al.  Synthesis of reversible logic circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Md. Rafiqul Islam,et al.  Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..

[14]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.