A 5.2-GHz CMOS receiver with 62-dB image rejection

A 5.2-GHz CMOS receiver employs a double downconversion heterodyne architecture with a local oscillator frequency of 2.6 GHz and applies offset cancellation to the baseband amplifiers. Placing the image around the zero frequency, the receiver achieves an image rejection of 62 dB with no external components while minimizing the flicker noise upconversion in the first mixing operation. Realized in a 0.25-/spl mu/m digital CMOS technology, the circuit exhibits a noise figure of 6.4 dB, an IP/sub 3/ of -15 dBm, and a voltage conversion gain of 43 dB while draining 24 mW from a 2.5-V supply.

[1]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.

[2]  H.R. Rategh,et al.  A 12.4 mW CMOS front-end for a 5 GHz wireless-LAN receiver , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[3]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[4]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[5]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[6]  Behzad Razavi,et al.  Stacked inductors and 1-to-2 transformers in CMOS technology , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[7]  A. M. Abdullah,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1997 .

[8]  A. Dutta-Roy,et al.  Networks for homes , 1999 .