Steady-state error minimisation technique for single-phase PWM inverters

A steady-state error minimisation technique of a single-phase pulsewidth modulated (PWM) inverter is presented. This technique employs a phase-locked loop concept utilising the phase difference between the capacitor voltage and current, which is similar to the dq transform of three phase variables. The experimental results are provided to show the effectiveness of this approach.