The Human Brain Project and neuromorphic computing.

Understanding how the brain manages billions of processing units connected via kilometers of fibers and trillions of synapses, while consuming a few tens of Watts could provide the key to a completely new category of hardware (neuromorphic computing systems). In order to achieve this, a paradigm shift for computing as a whole is needed, which will see it moving away from current "bit precise" computing models and towards new techniques that exploit the stochastic behavior of simple, reliable, very fast, lowpower computing devices embedded in intensely recursive architectures. In this paper we summarize how these objectives will be pursued in the Human Brain Project.

[1]  Heinrich Klar,et al.  A SIMD/dataflow architecture for a neurocomputer for spike-processing neural networks (NESPINN) , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[2]  Giacomo Indiveri,et al.  Modeling Selective Attention Using a Neuromorphic Analog VLSI Device , 2000, Neural Computation.

[3]  Egidio D'Angelo,et al.  Realistic modeling of neurons and networks: towards brain simulation. , 2013, Functional neurology.

[4]  Clark S. Lindsey,et al.  EXPERIENCE WITH THE IBM ZISC036 NEURAL NETWORK CHIP , 1995 .

[5]  Hideo Mitsui,et al.  ANN accelerator by parallel processor based on DSP , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[6]  Steve B. Furber,et al.  Neural Systems Engineering , 2008, Computational Intelligence: A Compendium.

[7]  Henry Markram,et al.  Seven challenges for neuroscience. , 2013, Functional neurology.

[8]  S. Nagata,et al.  An electronic model of the retina , 1970 .

[9]  Steve B. Furber,et al.  The Leaky Integrate-and-Fire neuron: A platform for synaptic model exploration on the SpiNNaker chip , 2010, The 2010 International Joint Conference on Neural Networks (IJCNN).

[10]  Jaap Hoekstra,et al.  The BSP400: a modular neurocomputer , 1994, Microprocess. Microsystems.

[11]  Reinhard Männer,et al.  Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1 , 1993, Int. J. Neural Syst..

[12]  Dario Floreano,et al.  Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[13]  Wolfgang Rosenstiel,et al.  A COprocessor for KOhonen's self-organizing map (COKOS) , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[14]  Narasimhan Sundararajan,et al.  Parallel implementation of backpropagation on transputers , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[15]  Akira Iwata,et al.  A neural network accelerator using matrix memory with broadcast bus , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[16]  International Joint Conference on Neural Networks, IJCNN 2009, Atlanta, Georgia, USA, 14-19 June 2009 , 2009, IJCNN.

[17]  F ROSENBLATT,et al.  The perceptron: a probabilistic model for information storage and organization in the brain. , 1958, Psychological review.

[18]  Ammar Belatreche,et al.  Challenges for large-scale implementations of spiking neural networks on FPGAs , 2007, Neurocomputing.

[19]  Jessica Lowell.  Neural Network , 2001 .

[20]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .