High PAE CMOS Power Amplifier With 44.4% FBW Using Superimposed Dual-Band Configuration and DGS Inductors

A two-stage 180-nm CMOS wideband (14–22 GHz) power amplifier (PA) with a superimposed staggered technique and defected-ground-structure (DGS) inductors is introduced, where a wideband peaking main stage is designed at the center frequency; then, a superimposed dual-band (SDB) driver stage is proposed to obtain the optimally flat gain response over the whole bandwidth (BW). Also, DGS inductors are used to enhance the power added efficiency (PAE) of the implemented PA by decreasing the matching circuits’ insertion losses. The proposed PA achieved a power gain of 12 dB at a total chip area of 0.564 mm2. Also, at the center frequency, it achieved a saturated output power of 16.6 dBm exhibiting the smallest reported amplitude-to-phase (AM-PM) distortion (2.1°) and group delay (GD) variations (±66 ps). Finally, it gives among the highest fractional bandwidth (FBW) (44.4%) and the PAE (18.7%) so far. Also, it achieves an error vector magnitude of −25 dB at 9.3-dBm output power for a 400-MHz 5G-NR signal.

[1]  A. Barakat,et al.  Design of Low Phase Noise VCO Considering C/L Ratio of LC Resonator in 0.18-μm CMOS Technology , 2021, IEEE Transactions on Circuits and Systems - II - Express Briefs.

[2]  Xiaohu You,et al.  A Ku-Band CMOS Power Amplifier With Series-Shunt LC Notch Filter for Satellite Communications , 2021, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Jaehun Lee,et al.  A 24–30 GHz 31.7% Fractional Bandwidth Power Amplifier With an Adaptive Capacitance Linearizer , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Ramesh K. Pokharel,et al.  Utilization of Multi-Resonant Defected Ground Structure Resonators in the Oscillator Feedback for Phase Noise Reduction of K-Band VCOs in 0.18- $\mu$ m CMOS Technology , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Huei Wang,et al.  A K-Band High-OP1dB Common-Drain Power Amplifier With Neutralization Technique in 90-nm CMOS Technology , 2019, IEEE Microwave and Wireless Components Letters.

[6]  Ramesh K. Pokharel,et al.  High Efficiency and Small Group Delay Variations 0.18- $\mu$ m CMOS UWB Power Amplifier , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Baoyong Chi,et al.  A G-Band Wideband Bidirectional Transceiver Front-End in 40-nm CMOS , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Walid S. El-Deeb,et al.  On-line predistortion algorithm for nonlinear power amplifiers with memory effects based on real-valued time-delay neural network , 2018, 2018 35th National Radio Science Conference (NRSC).

[9]  Kai Tang,et al.  A 13.5–19 GHz 20.6-dB Gain CMOS Power Amplifier for FMCW Radar Application , 2017, IEEE Microwave and Wireless Components Letters.

[10]  Sherif Shakib,et al.  A Highly Efficient and Linear Power Amplifier for 28-GHz 5G Phased Array Radios in 28-nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[11]  Kenichi Okada,et al.  High- $Q$ Inductors on Locally Semi-Insulated Si Substrate by Helium-3 Bombardment for RF CMOS Integrated Circuits , 2014, IEEE Transactions on Electron Devices.

[12]  Hwann-Kaeo Chiou,et al.  An 18 to 33 GHz Fully-Integrated Darlington Power Amplifier With Guanella-Type Transmission-Line Transformers in 0.18 $\mu{\rm m}$ CMOS Technology , 2013, IEEE Microwave and Wireless Components Letters.

[13]  Rohana Sapawi,et al.  A 0.9–3.5 GHz high linearity, good efficiency CMOS broadband power amplifier using stagger tuning technique , 2012 .

[14]  K Yoshida,et al.  An Excellent Gain Flatness 3.0–7.0 GHz CMOS PA for UWB Applications , 2010, IEEE Microwave and Wireless Components Letters.

[15]  Liang-Hung Lu,et al.  High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[16]  K. Yoshida,et al.  Low Group Delay 3.1–10.6 GHz CMOS Power Amplifier for UWB Applications , 2012, IEEE Microwave and Wireless Components Letters.

[17]  Jeng-Han Tsai,et al.  A 20 to 24 GHz $+$16.8 dBm Fully Integrated Power Amplifier Using 0.18 $\mu{\rm m}$ CMOS Process , 2009, IEEE Microwave and Wireless Components Letters.