Testing, verification, and diagnosis in the presence of unknowns
暂无分享,去创建一个
[1] Tracy Larrabee. Efficient generation of test patterns using Boolean difference , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[2] Masahiro Fujita,et al. An efficient filter-based approach for combinational verification , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[3] Yusuke Matsunaga. An efficient equivalence checker for combinational circuits , 1996, DAC '96.
[4] Yervant Zorian. System-chip test strategies , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[5] Paulo F. Flores,et al. An exact solution to the minimum size test pattern problem , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[6] Andreas Kuehlmann,et al. Equivalence checking using cuts and heaps , 1997, DAC.
[7] Masahiro Fujita,et al. Multiple error diagnosis based on xlists , 1999, DAC '99.
[8] Tracy Larrabee,et al. Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Robert K. Brayton,et al. Combinational test generation using satisfiability , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Mark Bickford,et al. Formal verification of a pipelined microprocessor , 1990, IEEE Software.