High Speed Bootstrapping Generic Voltage Level Shifter

Usage of two separate Positive and Negative voltage level shifter on the System-on-chip, increase the area and the complexity of the circuit. In the conventional circuit of both type of level shifter contention of crowbar current is present. That will affect the performance parameter like propagation delay due to slow switching and increase in power dissipation due to leakage current. To avoid the separate use of the circuit and effective performance of the circuit we have proposed the generic voltage level shifter design. This design will be able to produce both the output simultaneously. The propagation delay is observed 12.18ns and 12.82ns for positive and negative voltage shifter respectively. The Dynamic Power Dissipation has been observed 8.25 µW for 1.2V at 0.5MHz frequency. The simulation has been done in Cadence using 45nm gpdk.

[1]  Kyoung-Hoi Koo,et al.  A new level-up shifter for high speed and wide range interface in ultra deep sub-micron , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Xingjun Wang,et al.  A New Level Shifter with Low Power in Multi-Voltage System , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[3]  Xiao Wei Sun,et al.  Low power CMOS level shifters by bootstrapping technique , 2002 .

[4]  T. Douseki,et al.  A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - sure write operation by using step-down negatively overdriven bitline scheme , 2006, IEEE Journal of Solid-State Circuits.

[5]  A. Chavan,et al.  Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells , 2008, 2008 IEEE Aerospace Conference.

[6]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[7]  Dong Wu,et al.  A novel high-speed and low-power negative voltage level shifter for low voltage applications , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[9]  H. Kawaguchi,et al.  Low-power high-speed level shifter design for block-level dynamic voltage scaling environment , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..