Frequency tracking and acquisition with a four-quadrant arctan phase detector based digital phase locked loop

This paper discusses the performance of tracking and acquiring a single frequency sinusoid with a four-quadrant phase detector (PD) based digital phase locked loop (DPLL). Under tracking we analyse the open loop steady state phase error distribution of the DPLL at the output of the PD and the output phase noise. Acquisition is treated as a complete linear process under noise free conditions and the performance degradation is studied using computer experiments.

[1]  Chong Un,et al.  Performance Analysis of Digital Tanlock Loop , 1982, IEEE Trans. Commun..

[2]  Carlos Pomalaza-Raez Noise analysis of a digital tanlock loop , 1988 .

[3]  Andrew J. Viterbi,et al.  Principles of coherent communication , 1966 .

[4]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[5]  Roland E. Best Phase-Locked Loops , 1984 .

[6]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[7]  Sithamparanathan Kandeepan,et al.  Frequency jitter of a digital phase-locked loop and comparison with a modified CRB , 2002, The 8th International Conference on Communication Systems, 2002. ICCS 2002..