Embedded X86 testing methodology
暂无分享,去创建一个
[1] José M.F. Ferreira,et al. IEEE 1149.1 compliance-enable pin(s): a solution for embedded microprocessor-based systems debug and test , 1997 .
[2] Kenneth M. Butler,et al. So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.
[3] Robert C. Aitken,et al. THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%? , 1991, 1991, Proceedings. International Test Conference.
[4] Justin Gaither,et al. Design and implementation of the "G2" PowerPC/sup TM/ 603e-embedded microprocessor core , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[5] Justin Gaither,et al. Design and Implementation of the "62" PowerPCTM 603e-j Embedded Microprocessor Core , 1998 .
[6] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.