Logic Synthesis of CMOS Circuits and Beyond

[1]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[2]  Giovanni De Micheli,et al.  New Logic Synthesis as Nanotechnology Enabler , 2015, Proceedings of the IEEE.

[3]  Enrico Macii,et al.  One-pass logic synthesis for graphene-based Pass-XNOR logic circuits , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[6]  Kaushik Roy,et al.  SALSA: Systematic logic synthesis of approximate circuits , 2012, DAC Design Automation Conference 2012.

[7]  Andrea Calimera,et al.  NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems , 2012, J. Electron. Test..

[8]  Enrico Macii,et al.  Design Techniques for NBTI-Tolerant Power-Gating Architectures , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Muhammad Ashraful Alam,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2008, 2011 International Reliability Physics Symposium.

[11]  Enrico Macii,et al.  Temperature-Insensitive Dual- $V_{\rm th}$ Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Phaedon Avouris,et al.  Controllable p-n junction formation in monolayer graphene using electrostatic substrate engineering. , 2010, Nano letters.

[13]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Wei Liu,et al.  On-chip Thermal Modeling Based on SPICE Simulation , 2009, PATMOS.

[15]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  Logic synthesis for manufacturability , 2004, IEEE Design & Test of Computers.

[17]  Kevin Skadron,et al.  Temperature-Aware Computer Systems: Opportunities and Challenges , 2003, IEEE Micro.

[18]  Lei He,et al.  Distributed sleep transistors network for power reduction , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[19]  Mark C. Johnson,et al.  Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Enrico Macii,et al.  Timing analysis of combinational circuits using ADDs , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[21]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.