Low-Latency Architectures for High-Throughput

[1]  Keshab K. Parhi,et al.  K-nested layered look-ahead method and architectures for high throughput Viterbi decoder , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[2]  Thomas Noll,et al.  Implementation of scalable power and area efficient high-throughput Viterbi decoders , 2002 .

[3]  Keshab K. Parhi,et al.  High-speed add-compare-select units using locally self-resetting CMOS , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Tobias G. Noll,et al.  A 550 Mb/s radix-4 bit-level pipelined 16-state 0.25-/spl mu/m CMOS Viterbi decoder , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[5]  Jan M. Rabaey,et al.  A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[7]  Gerhard Fettweis,et al.  Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck , 1989, IEEE Trans. Commun..

[8]  David G. Messerschmitt,et al.  Algorithms and architectures for concurrent Viterbi decoding , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[9]  Keshab K. Parhi,et al.  Look-ahead in dynamic programming and quantizer loops , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  M. Lightner,et al.  A modular architecture for dynamic programming and maximum likelihood sequence estimation , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.