Redundant Vias Insertion for Performance Enhancement in 3D ICs

Three dimensional (3D) integrated circuits (ICs) have the potential to significantly enhance VLSI chip performance, functionality and device packing density. Interconnects delay and signal integrity issues are critical in chip design. In this paper, we extend the idea of redundant via insertion of conventional 2D ICs and propose an approach for vias insertion/placement in 3D ICs to minimize the propagation delay of interconnects with the consideration of signal integrity. The simulation results based on a 65nm CMOS technology demonstrate that our approach in general can result in a 9% improvement in average delay and a 26% decrease in reflection coefficient. It is also shown that the proposed approach can be more effective for interconnects delay improvement when it is integrated with the buffer insertion in 3D ICs.

[1]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[2]  Kwyro Lee,et al.  A unified RLC model for high-speed on-chip interconnects , 2003 .

[3]  Eby G. Friedman,et al.  Via placement for minimum interconnect delay in three-dimensional (3D) circuits , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[4]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Gaofeng Wang,et al.  On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  Xiaohong Jiang,et al.  Statistical skew modeling for general clock distribution networks in presence of process variations , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Jiro Kitagawa,et al.  Propagation Characteristics of Terahertz Electrical Signals on Micro-Strip Lines Made of Optically Transparent Conductors , 2005 .

[8]  Xiaohong Jiang,et al.  Optimization of wafer scale H-tree clock distribution network based on a new statistical skew model , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  Daniel C. Edelstein,et al.  On-chip wiring design challenges for gigahertz operation , 2001, Proc. IEEE.

[10]  Stephen C. Thierauf,et al.  High-Speed Circuit Board Signal Integrity , 2004 .

[11]  Kaushik Roy,et al.  Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits , 2001 .

[12]  Kuang-Yao Lee,et al.  Post-routing redundant via insertion and line end extension with via density consideration , 2006, ICCAD.

[13]  L. Green,et al.  Signal integrity , 1998, Northcon/98. Conference Proceedings (Cat. No.98CH36264).

[14]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Kaushik Roy,et al.  Stochastic Interconnect Modeling , Power Trends , and Performance Characterization of 3-Dimensional Circuits , 2001 .

[16]  Mordecai Avriel,et al.  Nonlinear programming , 1976 .

[17]  Ting-Chi Wang,et al.  Post-Routing Redundant Via Insertion and Line End Extension with Via Density Consideration , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[18]  Eric Bogatin.  Signal Integrity - Simplified , 2003 .