A fast method for timing verification that uses the conditions that cause changes in the output values of gates