Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits

This work presents a compact methodology for power distribution network design in a nanometer scale VLSI chip using a noise-area tradeoff analysis which considers on-chip inductance effects. This methodology is used to quantitatively demonstrate the importance of considering on-chip power grid inductance, and how its impact scales with technology. While increasing power supply noise levels (which become worse with on-chip inductance) are expected to adversely impact the chip's power supply grid design, this work demonstrates that a power grid optimized with on-chip inductance considerations can lead to significant improvement in the wiring resource utilization.

[1]  Frederick Warren Grover,et al.  Inductance Calculations: Working Formulas and Tables , 1981 .

[2]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[3]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Huajie Chen,et al.  On-chip decoupling capacitor optimization for high-performance VLSI design , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[5]  K. A. Jenkins,et al.  PLL phase error and power supply noise [microprocessors] , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[6]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[7]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[8]  P. Larsson.  Power supply noise in future IC's: a crystal ball reading , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[9]  Hannu Tenhunen,et al.  Effective power and ground distribution scheme for deep submicron high speed VLSI circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  Albert E. Ruehli,et al.  Dealing with inductance in high-speed chip design , 1999, DAC '99.

[11]  Eby G. Friedman,et al.  On-chip /spl Delta/I noise in the power distribution networks of high speed CMOS integrated circuits , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[12]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[13]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[14]  M. Swaminathan,et al.  Impact of power-supply noise on timing in high-frequency microprocessors , 2002, Electrical Performance of Electronic Packaging,.

[15]  Sani R. Nassif,et al.  Technology trends in power-grid-induced noise , 2002, SLIP '02.

[16]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[18]  C. W. Fok.  FULL-CHIP POWER-SUPPLY NOISE: THE EFFECT OF ON-CHIP POWER-RAIL INDUCTANCE , 2002 .

[19]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Kaustav Banerjee,et al.  Inductance aware interconnect scaling , 2002, Proceedings International Symposium on Quality Electronic Design.

[21]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[22]  Eby G. Friedman,et al.  Power Distribution Networks in High Speed Integrated Circuits , 2003 .

[23]  Jacob K. White,et al.  Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).