A 125 MS/s 10.4 ENOB 10.1 fJ/Conv-Step Multi-Comparator SAR ADC with Comparator Noise Scaling in 65nm CMOS

Traditional SAR ADC employs a single comparator for all comparisons in the binary-search (BS) algorithm. Since the noise present in each comparison contributes differently to the overall ADC noise, that approach generally leads to sub-optimal performance in terms of the noise/power trade-off, as the comparator is sized for the worst-case LSB comparison. This paper presents a multi-comparator SAR ADC featuring noise scaling on the comparators. Since the comparator noise impact increases exponentially from MSB to LSB, we exponentially scale the comparators noise voltage upward from the LSB (which requires low noise) to the MSB for saving power consumption. Furthermore, the MSB comparators are designed for higher bandwidth (and thus worse noise) compared to the LSB comparators to facilitate high conversion speed. These techniques are demonstrated by a single channel, 12-bit SAR design with 5 different comparators. A background calibration technique is proposed to alleviate comparator offset mismatch. The 65 nm CMOS ADC runs up to 125MS/s achieving SNDR/SFDR of 64.4/75.1dB above Nyquist frequency and consumes 1.7mW from 1.2 V supply and has an FoM of 10.1 fJ/conv-step. To our best knowledge, this is the first reported single channel> 10 ENOB SAR ADC to achieve> 100 MS/s conversion speed.

[1]  Cho-Ying Lu,et al.  A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[2]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[3]  Nan Sun,et al.  A 1.4mW 8b 350MS/s loop-unrolled SAR ADC with background offset calibration in 40nm CMOS , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[4]  Jan Craninckx,et al.  A 16nm 69dB SNDR 300MSps ADC with capacitive reference stabilization , 2017, 2017 Symposium on VLSI Circuits.

[5]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[6]  Jeyanandh Paramesh,et al.  Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCs , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Thomas Toifl,et al.  A 12b 61dB SNDR 300MS/s SAR ADC with inverter-based preamplifier and common-mode-regulation DAC in 14nm CMOS FinFET , 2017, 2017 Symposium on VLSI Circuits.

[8]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[9]  Xingyuan Tong,et al.  Noise Modeling and Analysis of SAR ADCs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Takashi Morie,et al.  A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques , 2015, IEEE Journal of Solid-State Circuits.

[11]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Michael P. Flynn,et al.  A calibration-free 2.3 mW 73.2 dB SNDR 15b 100 MS/s four-stage fully differential ring amplifier based SAR-assisted pipeline ADC , 2017, 2017 Symposium on VLSI Circuits.