Numerical simulation of single event latchup in the temperature range of 77-450 K
暂无分享,去创建一个
[1] M. Shoga,et al. Theory of Single Event Latchup in Complementary Metal-Oxide Semiconductor Integrated Circuits , 1986, IEEE Transactions on Nuclear Science.
[2] Numerical Analysis of Alpha-Particle-Induced Soft Errors in SO1 MOS Devices , 1991 .
[3] L. S. Smith,et al. Full temperature single event upset characterization of two microprocessor technologies , 1988 .
[4] D. K. Nichols,et al. Temperature and Epi Thickness Dependence of the Heavy Ion Induced Latchup Threshold for a CMOS/EPI 16K Static RAM , 1987, IEEE Transactions on Nuclear Science.
[5] T. Ohzone,et al. Transient latchup characteristics in n-well CMOS , 1992 .
[6] R. Koga,et al. The Effect of Elevated Temperature on Latchup and Bit Errors in CMOS Devices , 1986, IEEE Transactions on Nuclear Science.
[7] R. Jaeger,et al. BILOW-simulation of low-temperature bipolar device behavior , 1989 .
[8] R. Koga,et al. Numerical Simulation of SEU Induced Latch-Up , 1986, IEEE Transactions on Nuclear Science.
[9] T. Ohzone,et al. The dynamics of latchup turn-on behavior in scaled CMOS , 1985, IEEE Transactions on Electron Devices.
[10] T. Aoki,et al. Dynamics of heavy-ion-induced latchup in CMOS structures , 1988 .
[11] S. Selberherr. MOS device modeling at 77 K , 1989 .
[12] A. H. Johnston,et al. The effect of temperature on single-particle latchup , 1991 .
[13] A. H. Marshak,et al. Electrical current and carrier density in degenerate materials with nonuniform band structure , 1984, Proceedings of the IEEE.
[14] R.C. Jaeger,et al. Temperature dependence of latchup in CMOS circuits , 1984, IEEE Electron Device Letters.
[15] M.R. Pinto,et al. Accurate trigger condition analysis for CMOS latchup , 1985, IEEE Electron Device Letters.
[16] Hideyuki Iwata,et al. Numerical analysis of alpha-particle-induced soft errors in SOI MOS devices , 1992 .
[17] W. Fichtner,et al. Temperature dependence of latch-up phenomena in scaled CMOS structures , 1986, IEEE Electron Device Letters.