Numerical simulation of single event latchup in the temperature range of 77-450 K

In this paper, the temperature dependence of single event latchup in CMOS structures is studied over a temperature range of 77-450 K through two-dimensional device simulation with full-temperature models. Single event latchup immunity first increases as the temperature decreases from 450 K to 120 K, and then decreases rapidly with further decrease in temperature. Therefore, superior latchup immunity can be expected at about 120 K. Furthermore, latchup immunity at 77 K is almost equal or somewhat inferior to that at room temperature. It can be predicted from our results that CMOS devices become extremely susceptible to single event latchup at temperatures below 77 K just as they do at very high temperatures. >

[1]  M. Shoga,et al.  Theory of Single Event Latchup in Complementary Metal-Oxide Semiconductor Integrated Circuits , 1986, IEEE Transactions on Nuclear Science.

[2]  Numerical Analysis of Alpha-Particle-Induced Soft Errors in SO1 MOS Devices , 1991 .

[3]  L. S. Smith,et al.  Full temperature single event upset characterization of two microprocessor technologies , 1988 .

[4]  D. K. Nichols,et al.  IEEE Transactions on Nuclear Science, Vol. NS-34, No. 6, December 1987 Temperature and Epi Thickness Dependence of the Heavy Ion Induced Latchup Threshold for a CMOS/EPI 16K Static RAM , 2007 .

[5]  T. Ohzone,et al.  Transient latchup characteristics in n-well CMOS , 1992 .

[6]  R. Koga,et al.  The Effect of Elevated Temperature on Latchup and Bit Errors in CMOS Devices , 1986, IEEE Transactions on Nuclear Science.

[7]  R. Jaeger,et al.  BILOW-simulation of low-temperature bipolar device behavior , 1989 .

[8]  R. Koga,et al.  Numerical Simulation of SEU Induced Latch-Up , 1986, IEEE Transactions on Nuclear Science.

[9]  T. Ohzone,et al.  The dynamics of latchup turn-on behavior in scaled CMOS , 1985, IEEE Transactions on Electron Devices.

[10]  T. Aoki,et al.  Dynamics of heavy-ion-induced latchup in CMOS structures , 1988 .

[11]  S. Selberherr.  MOS device modeling at 77 K , 1989 .

[12]  A. H. Johnston,et al.  The effect of temperature on single-particle latchup , 1991 .

[13]  A. H. Marshak,et al.  Electrical current and carrier density in degenerate materials with nonuniform band structure , 1984, Proceedings of the IEEE.

[14]  R.C. Jaeger,et al.  Temperature dependence of latchup in CMOS circuits , 1984, IEEE Electron Device Letters.

[15]  M.R. Pinto,et al.  Accurate trigger condition analysis for CMOS latchup , 1985, IEEE Electron Device Letters.

[16]  Hideyuki Iwata,et al.  Numerical analysis of alpha-particle-induced soft errors in SOI MOS devices , 1992 .

[17]  W. Fichtner,et al.  Temperature dependence of latch-up phenomena in scaled CMOS structures , 1986, IEEE Electron Device Letters.