Analysis of Switching Activity in Various Implementation of Combinational circuit

Low power technology emerges with increasing transistor count in a miniaturized silicon chip. Power optimization in technology, circuit, layout, logic, architecture and algorithmic levels should be mandatory. Hierarchical level of testing in digital devices to meet the customer requirements will increase device power consumption. Increased test power is the result of built in testing structures embedded in the devices. Test vectors applied during testing suffers from increased transition of vectors from one stable state to another, which causes too much of power loss in digital devices. This paper is proposed to measure the switching activity and dynamic power consumption of the circuits implemented in AOI, NAND and NOR format. Peak and average switching activity and peak dynamic power consumption for the circuits at different implementation during normal and test mode are estimated. The resultant values are compared against each implementation and the best with minimum switching activity and dynamic power is preferred to design a low power circuit.

[1]  H. S. Karthik,et al.  Glitch elimination and optimization of dynamic power dissipation in combinational circuits , 2014, 2014 International Conference on Advances in Electronics Computers and Communications.

[2]  Dursun Baran,et al.  Switching activity calculation of VLSI adders , 2009, 2009 IEEE 8th International Conference on ASIC.

[3]  Kaushik Roy,et al.  Power-Aware Testing and Test Strategies for Low Power Devices , 2008, 2008 Design, Automation and Test in Europe.

[4]  Sungho Kang,et al.  Scan cell reordering algorithm for low power consumption during scan-based testing , 2014, 2014 International SoC Design Conference (ISOCC).

[5]  Yan-Ting Chen,et al.  Low Capture Power Test Generation for Launch-off-Capture Transition Test Based on Don't-Care Filling , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Verginia-Iulia-Maria CHEREJA,et al.  Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL , 2018, 2018 International Symposium on Electronics and Telecommunications (ISETC).

[7]  Sungho Kang,et al.  Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[8]  Steven F. Quigley,et al.  Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Sandeep K. Gupta,et al.  ATPG for heat dissipation minimization during test application , 1994, Proceedings., International Test Conference.

[10]  Iyad Tumar,et al.  SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST , 2015, 2015 10th International Design & Test Symposium (IDT).

[11]  S. Chakravarty,et al.  Two techniques for minimizing power dissipation in scan circuits during test application , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[12]  Franco Fummi,et al.  Power characterization of LFSRs , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[13]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[14]  Patrick Girard,et al.  A test vector ordering technique for switching activity reduction during test operation , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[15]  Li Zhou,et al.  Reducing scan-shift power through scan partitioning and test vector reordering , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[16]  Zhen Wang,et al.  A Low Power Test Pattern Generator for BIST , 2010, IEICE Trans. Electron..

[17]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[18]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational logic circuits using symbolic simulation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..