Comparative energy and delay of energy recovery and square wave clock flip-flops for high-performance and low-power applications
暂无分享,去创建一个
[1] Hector Sanchez,et al. A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .
[2] Samuel D. Naffziger,et al. The implementation of the next-generation 64b itanium microprocessor , 2002 .
[3] Kaushik Roy,et al. Energy recovery clocking scheme and flip-flops for ultra low-energy applications , 2003, ISLPED '03.
[4] Young-Hyun Jun,et al. Conditional-capture flip-flop for statistical power reduction , 2001 .
[5] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[6] K. Roy,et al. Energy recovery clocking scheme and flip-flops for ultra low-energy applications , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[7] F. Weber,et al. Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[8] V.G. Oklobdzija,et al. Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.
[9] Lee-Sup Kim,et al. A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .